




10. Schematic Diagrams



10-1 MAIN 1





— : Power Line
— : Signal Line



10-3 MAIN3




— : Power Line
— : Signal Line




 : Power Line
 : Signal Line

10-5 PIP




SIDE AV




The schematic diagram illustrates the TEA6425 (DIP) circuit, which is a video decoder. The circuit is powered by a 5V supply (VCC) and a 10V supply (VCC1). The input signals are connected to the IN1, IN2, IN3, and IN4 pins. The output signals are connected to the OUT1, OUT2, OUT3, and OUT4 pins. The circuit includes several capacitors (CS01, CS02, CS03, CS04, CS05, CS06, CS07, CS08) and resistors (RS01, RS02, RS03, RS04, RS05, RS06, RS07, RS10, RS11). The output drivers are represented by transistors Q501, Q502, and Q503. The circuit is connected to a 5V supply (VCC) and a 10V supply (VCC1). The input signals are connected to the IN1, IN2, IN3, and IN4 pins. The output signals are connected to the OUT1, OUT2, OUT3, and OUT4 pins. The circuit includes several capacitors (CS01, CS02, CS03, CS04, CS05, CS06, CS07, CS08) and resistors (RS01, RS02, RS03, RS04, RS05, RS06, RS07, RS10, RS11). The output drivers are represented by transistors Q501, Q502, and Q503.

10-7 DOUBLE FOCUS, CONTROL

DOUBLE FOCUS



CONTROL



— : Power Line